

Fig. 1

FIG. 2




Fig. 2




FIG. 3

Physical Memory  
Address Signals

Logical Memory  
Address Signals






Fig. 4

Sheet 4 of 5

LA [8:0] when implemented has 32 rows, 8cols,  
 1 block select



user/integrator  
 compiled RAM



S.O.C interface




Fig. 5